|
Search Results:
|
Displaying records 41 through 50 of 460 |
|
|
|
|
|
|
|
|
|
 |
|
Price: $124.25
|
|
Sale: $100.00
|
| |
|
Manufacturer: Mcgraw-Hill College
|
| |
|
|
|
Binding: Hardcover
|
|
Author: Majid Sarrafzadeh::C. K. Wong
|
|
Publisher: Mcgraw-Hill College
|
|
Dewey Decimal Number: 621.395
|
|
Publication Date: 1996-02-21
|
|
Reading Level: 416
|
|
|
|
Description: This text treats the physical design of very large scale integrated circuits gradually and systematically. It examines the design problem and the design process with the aim of evaluating the efficiency of automatic design systems through algorithmic analysis. The layout problem is viewed as a collection of sub-problems which can be individually solved efficiently and then effectively combined. Initially, the text reviews VLSI technology and then examines layout rules and cell generation techniques.
|
|
|
|
|
|
|
|
 |
|
|
Price: $105.00
|
|
Sale: $56.00
|
| |
|
Manufacturer: Springer
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Hardcover
|
|
Author: Naveed A. Sherwani
|
|
Publisher: Springer
|
|
Edition: 3rd
|
|
Dewey Decimal Number: 621.395
|
|
Publication Date: 1998-11-30
|
|
Reading Level: 608
|
|
|
|
Description: Algorithms for VLSI Physical Design Automation, Third Edition covers all aspects of physical design. The book is a core reference for graduate students and CAD professionals. For students, concepts and algorithms are presented in an intuitive manner. For CAD professionals, the material presents a balance of theory and practice. An extensive bibliography is provided which is useful for finding advanced material on a topic. At the end of each chapter, exercises are provided, which range in complexity from simple to research level. Algorithms for VLSI Physical Design Automation, Third Edition provides a comprehensive background in the principles and algorithms of VLSI physical design. The goal of this book is to serve as a basis for the development of introductory-level graduate courses in VLSI physical design automation. It provides self-contained material for teaching and learning algorithms of physical design. All algorithms which are considered basic have been included, and are presented in an intuitive manner. Yet, at the same time, enough detail is provided so that readers can actually implement the algorithms given in the text and use them. The first three chapters provide the background material, while the focus of each chapter of the rest of the book is on each phase of the physical design cycle. In addition, newer topics such as physical design automation of FPGAs and MCMs have been included. The basic purpose of the third edition is to investigate the new challenges presented by interconnect and process innovations. In 1995 when the second edition of this book was prepared, a six-layer process and 15 million transistor microprocessors were in advanced stages of design. In 1998, six metal process and 20 million transistor designs are in production. Two new chapters have been added and new material has been included in almost allother chapters. A new chapter on process innovation and its impact on physical design has been added. Another focus of the third edition is to promote use of the Internet as a resource, so wherever possible URLs have been provided for further investigation. Algorithms for VLSI Physical Design Automation, Third Edition is an important core reference work for professionals as well as an advanced level textbook for students.
|
|
|
|
|
|
|
|
 |
|
|
Price: $83.95
|
|
Sale: $600.00
|
| |
|
Manufacturer: Academic Press
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Hardcover
|
|
Author: Parag K. Lala
|
|
Publisher: Academic Press
|
|
Edition: 1
|
|
Dewey Decimal Number: 621.3950287
|
|
Publication Date: 1997-01-14
|
|
Reading Level: 199
|
|
|
Description: In the past few years, reliable hardware system design has become increasingly important in the computer industry. Digital Circuit Testing and Testability is an easy to use introduction to the practices and techniques in this field.
Parag K. Lala writes in a user-friendly and tutorial style, making the book easy to read, even for the newcomer to fault-tolerant system design. Each informative chapter is self-contained, with little or no previous knowledge of a topic assumed. Extensive references follow each chapter, making further research in a particular area readily available. Each chapter covers a different aspect or technological component of fault-tolerant system design, and this book is an excellent compilation of up-to-date information in an area where such a book is needed.
Key Features
* Contains the most up-to-date information on fault modeling in CMOS devices
* Provides comprehensive coverage of self-checking logic design at the gate and the transistor level
* Discusses the latest techniques available for testing state machines
* Presents a collection of methods for testable logic synthesis
* Provides state-of-the-art information on Built-in-self-testing
* Includes detailed coverage of memory testing
* Discusses all major techniques for fault-tolerant hardware design
|
|
|
|
|
|
|
|
 |
|
|
Price: $32.00
|
|
Sale: $82.88
|
| |
|
Manufacturer: Addison-Wesley
|
| |
|
|
|
Binding: Paperback
|
|
Author: Richard C. Jaeger
|
|
Publisher: Addison-Wesley
|
|
Dewey Decimal Number: 621.38173
|
|
Publication Date: 1987-09
|
|
Reading Level: 224
|
|
|
|
Description: For courses in Theory and Fabrication of Integrated Circuits. The author's goal in writing this text was to present a concise survey of the most up-to-date techniques in the field. It is devoted exclusively to processing, and is highlighted by careful explanations, clear, simple language, and numerous fully-solved example problems. This work assumes a minimal knowledge of integrated circuits and of terminal behavior of electronic components such as resistors, diodes, and MOS and bipolar transistors.
|
|
|
|
|
|
|
|
 |
|
|
Price: $155.00
|
|
Sale: $120.06
|
| |
|
Manufacturer: Wiley-Interscience
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Hardcover
|
|
Author: Sorab K. Ghandhi
|
|
Publisher: Wiley-Interscience
|
|
Edition: 2
|
|
Dewey Decimal Number: 621.38152
|
|
Publication Date: 1994-03-14
|
|
Reading Level: 864
|
|
|
Description: Fully updated with the latest technologies, this edition covers the fundamental principles underlying fabrication processes for semiconductor devices along with integrated circuits made from silicon and gallium arsenide. Stresses fabrication criteria for such circuits as CMOS, bipolar, MOS, FET, etc. These diverse technologies are introduced separately and then consolidated into complete circuits.
An Instructor's Manual presenting detailed solutions to all the problems in the book is available from the Wiley editorial department.
|
|
|
|
|
|
|
|
 |
|
|
Price: $62.00
|
|
Sale: $43.92
|
| |
|
Manufacturer: The MIT Press
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Hardcover
|
|
Author: Shih-Chii Liu::Jörg Kramer::Giacomo Indiveri::Tobias Delbrück::Rodney Douglas
|
|
Publisher: The MIT Press
|
|
Dewey Decimal Number: 621.395
|
|
Publication Date: 2002-11-15
|
|
Reading Level: 472
|
|
|
|
Description: Neuromorphic engineers work to improve the performance of artificial systems through the development of chips and systems that process information collectively using primarily analog circuits. This book presents the central concepts required for the creative and successful design of analog VLSI circuits. The discussion is weighted toward novel circuits that emulate natural signal processing. Unlike most circuits in commercial or industrial applications, these circuits operate mainly in the subthreshold or weak inversion region. Moreover, their functionality is not limited to linear operations, but also encompasses many interesting nonlinear operations similar to those occurring in natural systems. Topics include device physics, linear and nonlinear circuit forms, translinear circuits, photodetectors, floating-gate devices, noise analysis, and process technology.
|
|
|
|
|
|
|
|
 |
|
|
Price: $185.00
|
|
Sale: $148.39
|
| |
|
Manufacturer: Springer
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Hardcover
|
|
Author: Ivan S. Kourtev::Eby G. Friedman::Baris Taskin
|
|
Publisher: Springer
|
|
Edition: 1
|
|
Dewey Decimal Number: 621.395
|
|
Publication Date: 2000-02-01
|
|
Reading Level: 216
|
|
|
|
Description: Focuses on optimizing the timing of large scale, high performance, digital synchronous systems. Contains sufficient detail for the advanced CAD algorithm developer, researcher, and graduate student. DLC: Integrated circuits--Very large scale integration.
|
|
|
|
|
|
|
|
 |
|
|
Price: $86.00
|
|
Sale: $74.95
|
| |
|
Manufacturer: World Scientific Publishing Company
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Hardcover
|
|
Author: Sadiq M. Sait::Habib Youssef
|
|
Publisher: World Scientific Publishing Company
|
|
Edition: 1st
|
|
Dewey Decimal Number: 621
|
|
Publication Date: 1999-11-15
|
|
Reading Level: 482
|
|
|
|
Description: VLSI is an important area of electronic and computer engineering. This is an introduction for senior undergraduates, postgraduates and anyone starting work in the field of CAD for VLSI. It covers all aspects of physical design, together with such related fields as automatic cell generation, silicon compilation, layout editors and compaction. A problem-solving approach is adopted and each solution is illustrated with examples. Each topic is treated in a standard format, covering problem definition, cost functions and constraints, possible approaches and latest developments. The book deals with all aspects of VLSI physical design, from partitioning and floorplanning to layout generation and silicon compilation; provides a comprehensive treatment of most of the popular algorithms; covers developments and gives a bibliography for further research; and offers fully-described examples, problems and programming exercises.
|
|
|
|
|
|
|
|
 |
|
|
Price: $79.00
|
|
Sale: $49.49
|
| |
|
Manufacturer: Springer
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Hardcover
|
|
Author: Gary D. Hachtel::Fabio Somenzi
|
|
Publisher: Springer
|
|
Edition: 1
|
|
Dewey Decimal Number: 621.395
|
|
Publication Date: 1996-06-30
|
|
Reading Level: 600
|
|
|
|
Description: Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. It also serves as a basic reference work in design automation for both professionals and students. Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits). It combines and integrates modern developments in logic synthesis and formal verification with the more traditional matter of Switching and Finite Automata Theory. The book also provides background material on Boolean algebra and discrete mathematics. A unique feature of this text is the large collection of solved problems. Throughout the text the algorithms covered are the subject of one or more problems based on the use of available synthesis programs.
|
|
|
|
|
|
|
|
 |
|
|
Price: $18.00
|
|
Sale: $16.94
|
| |
|
Manufacturer: Artech House Publishers
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Paperback
|
|
Publisher: Artech House Publishers
|
|
Dewey Decimal Number: 621.38152
|
|
Publication Date: 1991-01
|
|
Reading Level: 529
|
|
|
|
Description: This comprehensive collection of reprinted articles presents the most important developments on VLSI contact and interconnect technologies and applications. The book covers important developments in metallization of compound semiconductor technologies, and includes a section on metallization reliability and high speed testing.
|
|
|
|
|
|
|
|
Displaying records 41 through 50 of 460
|
|
|
|
