|
Search Results:
|
Displaying records 181 through 190 of 460 |
|
|
|
|
|
|
|
|
|
|
|
Price: $49.95
|
|
Sale: $49.95
|
| |
|
Manufacturer: Institute of Electrical & Electronics Enginee
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Hardcover
|
|
Author: Howard S. Moscovitz::Kung Yao
|
|
Publisher: Institute of Electrical & Electronics Enginee
|
|
Dewey Decimal Number: 621.3822
|
|
Publication Date: 1991-04
|
|
Reading Level: 480
|
|
|
|
|
|
|
|
|
|
|
|
Price: $290.00
|
|
Sale: $261.27
|
| |
|
Manufacturer: Springer
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Hardcover
|
|
Publisher: Springer
|
|
Edition: 1
|
|
Dewey Decimal Number: 621.38173
|
|
Publication Date: 1988-11-30
|
|
Reading Level: 544
|
|
|
|
|
|
|
|
|
|
|
|
Price: $169.00
|
|
Sale: $49.90
|
| |
|
Manufacturer: Springer
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Hardcover
|
|
Publisher: Springer
|
|
Edition: 1
|
|
Dewey Decimal Number: 621.395015113
|
|
Publication Date: 1996-04-30
|
|
Reading Level: 336
|
|
|
|
Description: Representations of Discrete Functions is an edited volume containing 13 chapter contributions from leading researchers with a focus on the latest research results. The first three chapters are introductions and contain many illustrations to clarify concepts presented in the text. It is recommended that these chapters are read first. The book then deals with the following topics: binary decision diagrams (BDDs), multi-terminal binary decision diagrams (MTBDDs), edge-valued binary decision diagrams (EVBDDs), functional decision diagrams (FDDs), Kronecker decision diagrams (KDDs), binary moment diagrams (BMDs), spectral transform decision diagrams (STDDs), ternary decision diagrams (TDDs), spectral transformation of logic functions, other transformations oflogic functions, EXOR-based two-level expressions, FPRM minimization with TDDs and MTBDDs, complexity theories on FDDs, multi-level logic synthesis, and complexity of three-level logic networks. Representations of Discrete Functions is designed for CAD researchers and engineers and will also be of interest to computer scientists who are interested in combinatorial problems. Exercises prepared by the editors help make this book useful as a graduate level textbook.
|
|
|
|
|
|
|
|
|
|
Price: $99.95
|
|
Sale: $71.20
|
| |
|
Manufacturer: CRC
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Hardcover
|
|
Author: M. Michael Vai
|
|
Publisher: CRC
|
|
Edition: 1
|
|
Dewey Decimal Number: 621.395
|
|
Publication Date: 2000-09-19
|
|
Reading Level: 424
|
|
|
|
Description: Very Large Scale Integration (VLSI) has become a necessity rather than a specialization for electrical and computer engineers. This unique text provides Engineering and Computer Science students with a comprehensive study of the subject, covering VLSI from basic design techniques to working principles of physical design automation tools to leading edge application-specific array processors.Beginning with CMOS design, the author describes VLSI design from the viewpoint of a digital circuit engineer. He develops physical pictures for CMOS circuits and demonstrates the top-down design methodology using two design projects - a microprocessor and a field programmable gate array. The author then discusses VLSI testing and dedicates an entire chapter to the working principles, strengths, and weaknesses of ubiquitous physical design tools. Finally, he unveils the frontiers of VLSI. He emphasizes its use as a tool to develop innovative algorithms and architecture to solve previously intractable problems.VLSI Design answers not only the question of "what is VLSI," but also shows how to use VLSI. It provides graduate and upper level undergraduate students with a complete and congregated view of VLSI engineering.
|
|
|
|
|
|
|
|
|
|
Price: $109.00
|
|
Sale: $109.00
|
| |
|
Manufacturer: Springer
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Hardcover
|
|
Author: V.Z. Feinberg::A.G. Levin::E.B. Rabinovich
|
|
Publisher: Springer
|
|
Edition: 1
|
|
Dewey Decimal Number: 621.395
|
|
Publication Date: 1997-04-30
|
|
Reading Level: 192
|
|
|
Description: VLSI planarization is one of the basic stages of the so-called topological approach to VLSI design. This book considers the intense recent development in this field. Although it features an analysis of the problem and the results of different authors are classified and generalized, this volume is mainly based on the investigations conducted by the present authors during the last fifteen years. This included work in the field of design and research in mathematical methods applied to the mentioned approach for computer-aided design, and in the field of designing concrete industrial design systems. The theory and methods discussed here may be applied to printed-circuit boards, hybrid circuits, etc. This work concentrates on `essentially' hypergraph models of electric circuits and their planarization techniques. It is just this aspect of the topological approach to design that has not been adequately investigated before. Audience: This book will be of interest to theoretical and applied mathematicians whose work involves VLSI design, algorithms, graph theory and complexity theory, and EDA tools developers.
|
|
|
|
|
|
|
|
|
|
Price: $199.00
|
|
Sale: $49.93
|
| |
|
Manufacturer: Springer
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Hardcover
|
|
Author: D.M. Walker
|
|
Publisher: Springer
|
|
Edition: 1
|
|
Dewey Decimal Number: 621.38173
|
|
Publication Date: 1987-09-30
|
|
Reading Level: 228
|
|
|
|
|
|
|
|
|
|
|
|
Price: $60.00
|
|
Sale: $19.98
|
| |
|
Manufacturer: IEEE Computer Society Press
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Paperback
|
|
Publisher: IEEE Computer Society Press
|
|
Publication Date: 1995-03
|
|
Reading Level: 274
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
Manufacturer: Taylor & Francis
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Hardcover
|
|
Author: Moore
|
|
Publisher: Taylor & Francis
|
|
Publication Date: 1987-01-01
|
|
Reading Level: 352
|
|
|
|
Description: This book contains the edited proceedings of the First International Workshop on Systolic Arrays. The workshop was the second in a series on topics in VLSI (the first being on Wafer Scale Integration), and brought together workers in the field of systolic arrays and related SIMD architectures from around the world. The papers in this volume have been selected to cover all major aspects of systolic arrays: design methodologies, simulation and formal synthesis, algorithms and architectures, applications and chip designs, testing and fault tolerance, wavefront arrays and SIMD alternatives. Systolic arrays - along with other parallel computer designs - are becoming important for many applications; there is currently a large research effort being devoted to them and commercial ICs are becoming available. Therefore this book is a very timely introduction to, and summary of, the present state of development. The editors: Dr Will Moore has been involved in research into VLSI architectures, including systolic arrays, for six years and has a special interst in regular arrays, testing, faut tolerance and very large circuits. He initiated the First International Workshop on Wafer Scale Integation in 1985 (Adam Hilger 1986) and is planning events on Hardware Accelerators and Designing for Yield. Andrew McCabe has been involved in integrated circuit design and appliactions for eleven years. For the last six years he has managed a VLSI architectures research and development team and has worked on the design of several systolic array ICs. His current interests include parallel processing, systolic algorithms and architecture, formal designmethods, fault tolerance and wafer scale integration. Dr Roddy Urquhart has worked on the research and development of systolic array architectures for four years. He is currently managing a development programme of high performance Ics for digital signal processing.
|
|
|
|
|
|
|
|
|
|
Price: $80.00
|
|
Sale: $80.00
|
| |
|
Manufacturer: IEEE Computer Society Press
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Paperback
|
|
Publisher: IEEE Computer Society Press
|
|
Dewey Decimal Number: 621
|
|
Publication Date: 1997-03
|
|
Reading Level: 189
|
|
|
|
|
|
|
|
|
|
|
|
Price: $102.00
|
|
Sale: $102.00
|
| |
|
Manufacturer: Institute of Electrical & Electronics Enginee
|
|
Number of Items: 1
|
| |
|
|
|
Binding: Paperback
|
|
Author: IEEE Electron Devices Society::IEEE
|
|
Publisher: Institute of Electrical & Electronics Enginee
|
|
Dewey Decimal Number: 621
|
|
Publication Date: 1996-06
|
|
Reading Level: 247
|
|
|
|
|
|
|
|
|
|
Displaying records 181 through 190 of 460
|
|
|
|